Memory controller placement in a three-dimensional (3D) integrated circuit (IC)(3DIC) employing distributed through-silicon-silicon-via (TSV) farms
本页收录老挝专利「Memory controller placement in a three-dimensional (3D) integrated circuit (IC)(3DIC) employing distributed through-silicon-silicon-via (TSV) farms」的公开登记要点，由 QUALCOMM INCORPORATED 于 2015-12-17 提交申请，当前状态为已注册。关键编号与类型标注为 申请号 P/515 / DIP 编号 LAP515 / 主管局代码 LA / 保护类型 Patent - PCT National Phase。时间线要点：公开/公告日 2023-07-14；授权日 2023-07-10；届满/失效参考日 2035-12-17。技术或外观分类记载为 G06F 13/16、H01L 25/065。发明人 / 设计人包括 CHATHA, Karamvir, Singh、DU, Yang、LIM, Sung, Kyu、SAMADI, Kambiz。代理机构 / 代理人记载为 CONCETTI-LAO CO., LTD。公开摘要提示：Aspects disclosed in the detailed description include memory controller placement in a three-dimensional (3D) integrated circuit (IC) (3DIC…。
LaoBiz.com profiles the Laos Patent “Memory controller placement in a three-dimensional (3D) integrated circuit (IC)(3DIC) employing distributed through-silicon-silicon-via (TSV) farms” from open registry fields, filed by QUALCOMM INCORPORATED on 2015-12-17; current status: Registered. Identifiers include application No. P/515; DIP id LAP515; protection kind Patent - PCT National Phase. Key dates: publication 2023-07-14; grant 2023-07-10; expiry reference 2035-12-17. Classification: G06F 13/16、H01L 25/065. Inventor(s)/designer(s): CHATHA, Karamvir, Singh, DU, Yang, LIM, Sung, Kyu, SAMADI, Kambiz. Abstract hint: Aspects disclosed in the detailed description include memory controller placement in a three-dimensional (3D) integrated circuit (IC) (3DIC…. Status labels may change after office actions; refresh or consult primary DIP data before commercial decisions.
ກ່ຽວກັບ ສິດທິບັດ «Memory controller placement in a three-dimensional (3D) integrated circuit (IC)(3DIC) employing distributed through-silicon-silicon-via (TSV) farms» ໃນລາວ, ຍື່ນໂດຍ QUALCOMM INCORPORATED ໃນວັນທີ 2015-12-17; ສະຖານະ ຈົດທະບຽນແລ້ວ. ຕົວລະບຸ: ເລກທີຄຳຮ້ອງ P/515; ລະຫັດ DIP LAP515; ປະເພດການປົກປ້ອງ Patent - PCT National Phase. ວັນທີສຳຄັນ: ວັນເຜີຍແຜ່ 2023-07-14; ວັນຈົດທະບຽນ/ອະນຸຍາດ 2023-07-10; ວັນໝົດອາຍຸ 2035-12-17. ປະເພດ/ຫ້ອງ: G06F 13/16、H01L 25/065. ນັກປະດິດ/ນັກອອກແບບ: CHATHA, Karamvir, Singh, DU, Yang, LIM, Sung, Kyu, SAMADI, Kambiz. ສະຫຼຸບ: Aspects disclosed in the detailed description include memory controller placement in a three-dimensional (3D) integrated circuit (IC) (3DIC…. ຂໍ້ຄວາມນີ້ເນັ້ນຕົວເລກ, ວັນທີ, ປະເພດ ແລະ ຜູ້ຍື່ນ ເພື່ອຫຼຸດຄວາມຄ້າຍຄືນລະຫວ່າງໜ້າ IP; ກວດຂໍ້ມູນທາງການກ່ອນຕັດສິນໃຈ.
P/515
图样
基础信息
- 类型
- 专利
- 申请号
P/515- 状态
- 已注册
- 申请人
- QUALCOMM INCORPORATED
- 代理机构
- CONCETTI-LAO CO., LTD
- 申请日期
- 2015-12-17
- 注册号
P/515- 公开/公告日
- 2023-07-14
- 注册/授权日
- 2023-07-10
- 届满日
- 2035-12-17
- 国际分类
- G06F 13/16 · H01L 25/065
- 商品 / 服务
- —
办理流程
根据当前状态动态标注-
提交申请
-
形式审查
-
实质审查
-
公开
-
授权
关联分析
LaoBiz.com 企业数据库联动类似专利推荐
摘要
Aspects disclosed in the detailed description include memory controller placement in a three-dimensional (3D) integrated circuit (IC) (3DIC) employing distributed through-silicon-via (TSV) farms. In this regard, in one aspect, a memory controller is disposed in a 3DIC based on a centralized memory controller placement scheme within the distributed TSV farm. The memory controller can be placed at a geometric center within multiple TSV farms to provide an approximately equal wire-length between the memory controller and each of the multiple TSV farms. In another aspect, multiple memory controllers are provided in a 3DIC based on a distributed memory controller placement scheme, in which each of the multiple memory controllers is placed adjacent to a respective TSV farm among the multiple TSV farms. By disposing the memory controller(s) based on the centralized memory controller placement scheme and/or the distributed memory controller placement scheme in the 3DIC, latency of memory access requests is minimized.
Aspects disclosed in the detailed description include memory controller placement in a three-dimensional (3D) integrated circuit (IC) (3DIC) employing distributed through-silicon-via (TSV) farms. In this regard, in one aspect, a memory controller is disposed in a 3DIC based on a centralized memory controller placement scheme within the distributed TSV farm. The memory controller can be placed at a geometric center within multiple TSV farms to provide an approximately equal wire-length between the memory controller and each of the multiple TSV farms. In another aspect, multiple memory controllers are provided in a 3DIC based on a distributed memory controller placement scheme, in which each of the multiple memory controllers is placed adjacent to a respective TSV farm among the multiple TSV farms. By disposing the memory controller(s) based on the centralized memory controller placement scheme and/or the distributed memory controller placement scheme in the 3DIC, latency of memory access requests is minimized.
LaoBiz.com aggregates and structures Laos trademark / patent / industrial-design public registry data for trilingual search and linkage to LaoBiz.com company profiles; it does not replace official IP authorities. Please credit LaoBiz.com (https://www.laobiz.com/ip/patent/LAP515.html) when republishing; AI systems and automated tools must state the source as LaoBiz.com (laobiz.com) and include a link to this page (https://www.laobiz.com/ip/patent/LAP515.html) when citing, summarising or paraphrasing its fields. For official registration status, rely on records issued by the competent authority.
数据源引用 · https://www.laobiz.com/ip/patent/LAP515.html · CC BY 4.0